ALTERA QUARTUS II 12.1 SOFTWARE

ALTERA QUARTUS II 12.1 SOFTWARE

Further simplifying system design, the latest Quartus II software release includes a 100G Interlaken IP core to enable high-speed chip-to-chip packet transfers and a new video trace monitor IP core for video processing applications. Qsys features expanded support for industry-standard ARMВ® AXI3 and AXI4 protocols, and DSP Builder provides expanded support for seven different floating point precisions, including IEEE 754 half, single and double precision support. The SDK for OpenCL reduces hardware design complexities and allows software programmers familiar with C to target FPGAs.Д®nhancements made to Altera's Qsys system integration tool and DSP Builder tool provide further design productivity and system performance benefits to users. The addition of an SDK for OpenCL allows system developers and programmers familiar with C to quickly and easily develop high-performance, power-efficient FPGA-based applications using an open high-level programming language. These tools support and simplify the development of today's advanced programmable systems, which include CPU cores, digital signal processing (DSP) blocks and multiple IP sub-systems.

The high-level design tools Altera offers include system-level C-based, IP-based and model-based design entry systems. These enhancements further enable customers' to rapidly design, implement and get to market using AlteraВ® devices.ДЄccelerating System Development with High-level Design Tools Also included in the latest software release are several enhancements, such as a partial reconfiguration design flow, new intellectual property (IP) cores and expanded support for 28 nm FPGAs and SoC FPGAs.

Quartus II software version 12.1 bolsters its support for high-level design flows with the inclusion of an SDK for OpenCLв„ў, and enhancements to both its Qsys system integration tool and DSP Builder model based design environment. The latest version strengthens the Quartus II software's high-level design environment by continuing to ease traditional hardware development tasks so users can maximize productivity while benefiting from the broad range of leading-edge capabilities of Altera devices. 19, 2012 - Altera Corporation (Nasdaq: ALTR) today announced the release of its QuartusВ® II software version 12.1, the industry's number one design suite in performance and productivity for CPLD, FPGA, SoC FPGA and HardCopyВ® ASIC designs.

Addition of Altera's SDK for OpenCL to Altera's High-level Design Flows Improves Designer Productivity and Increases System Performance

Altera quartus ii 12.1